

TPS2410 EVM (HPA204)

This user's guide is to facilitate operation of the HPA204 evaluation module for TPS2410 and TPS2411. It is used by an engineer or technician and supplements the TPS2410/11 data sheet, HPA204 schematics, and HPA204 circuit board labeling.

1 Introduction

The TPS2410 controls an N-channel MOSFET to operate in circuit as an ideal diode. The MOSFET source and drain voltages are monitored by TPS2410 pins A and C. The TPS2410 drives the MOSFET gate high if V_{AC} exceeds 10 mV, and turns the MOSFET off if V_{AC} falls below a threshold that is both programmable and dependent on the choice of TPS2410 or TPS2411.

The TPS2410 has a fixed turn off point of 2.5-mV V_{AC}.

TPS2411 is similar to TPS2410 but has a resistor programmable MOSFET turn off point. The TPS2411 can even be set to slightly negative allowing some back current.

Figure 1 shows the conventional wire-OR of power supplies with diodes. Each diode D1 and D2 is replaced by a TPS2410 and MOSFET eliminating the voltage and power loss in the diode.

The evaluation module is set up to wire-OR two power supplies for redundant power to a load using two TPS2410s and MOSFETs. This document contains setup and user information about this evaluation module to assist with the operation of TPS2410.




Figure 1. Conventional Wire-OR Power Supplies

Reference [Figure 2](#), a block diagram of the HPA204.

- The **5-V supply** is used to power status LEDs. It is jumper selected to power VDD on the TPS2410s and the glitch circuit if the control voltage is less than 3.0 V.
- The **status** outputs turn on LEDs to give a visual condition of the system, fault, power good and gate status.
- The **Glitch** maker, discussed in the Test Methods Section applies a 1-Ω load to the input supply for 100 μs. This disruption allows the user to scope test points and observe system recovery.
- The **RSET** resistor is used to program the turn off point of the TPS2411.
- The **Filter** compensates for system noise.
- The **UV** and **OV** circuits set permissible limits for input operating voltage.




Figure 2. EVM Block Diagram

2 MOSFET Configurations

The TPS2410 EVM is supplied with IRL3713 MOSFETS. These MOSFETs can be replaced with user selected parts if desired as there are alternative MOSFET footprints that accept N-channel parts in D2PACK, DPACK, and SOIC packages. The schematic is shown in Chapter 4.

The MOSFETs are configured to operate as singles with only Q6 and Q13 populated as supplied. They may be configured to operate in parallel on the PS1 channel by populating Q6 and Q4 and shorting drain to source on Q5. Similarly, for parallel operation on the PS2 channel, populate Q13 and Q11 and short drain to source on Q12. MOSFETs can be configured back-to-back by populating only Q4 and Q5 on channel 1, and Q12 and Q11 on channel 2.

In single or parallel configurations, the body diode of the MOSFET limits V_{AC} to 0.7 V. For back to back MOSFETs, there could be a danger of exceeding the V_{AC} operating maximum 5 V. The V_{AC} protect circuit is a low powered FET that is turned on when V_{AC} approaches the maximum.

3 LED Indicators

Each channel has LED indicators for fault (FLT), gate status (STAT), and power good (PG). [Table 1](#) summarizes the indicators. Each indicator is labeled on the circuit board for easy reference.

Table 1. LED Indicators

Indicator	Channel 1	Channel 2	LED On
Fault (FLT)	D3	D8	Fault = on
Gate Status (STAT)	D2	D7	Bad gate = on
Power Good (PG)	D1	D6	Power good = on

3.1 User Circuits

There are two sections of the circuit board with plated through holes for user defined circuits.

3.2 Materials Needed – TI Supplied

- TPS2410 evaluation module
- TPS2410 reference design documentation
- TPS2410 data sheet

3.3 User Supplied

- 2 – power supplies for wire-OR to load, up to 25 A
- 1 – 5-V power supply to supply EVM
- Power supply cables
- Load – active load, power resistors or actual load
- Oscilloscope
- Current probe
- Differential probe

3.4 Jumper Description

Jumpers J1, J2, J13, J14

V_{DD} can be powered by the input power supply pin A, Jump J2-2, 3 and J14-2, 3. When it is powered by the load, pin C, jump J2-1, 2 and J14-1, 2. If A and C are less than 3 V, connect the 5 V to V_{DD} , jumper J1-1 to J2 -2 and J13-1 to J14-2.

J3, J15

Jumpers J3 and J15 connect a pot to the RSET pin when testing the TPS2411. These jumpers are normally left open when testing the TPS2410.

J4, J17

Jumpers J4 and J17 are open to enable the UV and OV inputs to the TPS2410.

J6

Jumper J6 is on to connect the STAT pins together on both TPS2410 channels. When the STAT pin is low, the turn off of the channel powering the load is de-sensitized.

J8

Jumper J8 is the gate voltage for the Glitch FET. Jump J8-2, 3 when the PS1 voltage is greater than 5 V. Jump J8-1, 2 to use the 5-V supply when PS1 is less than 5 V.

J16

Jumper J16-2, 3 connects pin C to the load for single or parallel FETs. Connect J16-1, 2 to protect the pin A and C inputs when output FETs are configured back-to-back.

3.5 Procedure – Jumper Set-Up

An initial jumper setup is recommended in [Table 2](#). The module has flexibility to operate in other modes. Change jumpers to operate in other configurations as required after getting started. After the initial setup, reference the schematic and set jumpers as required for testing. Other J reference designators on the schematic are simple connectors.

Table 2. Initial Jumper Settings

Jumper	Function	Selection	Comment
J1	5 V to V_{DD} , CH1	Open	
J2	A or C to V_{DD} , CH1	Jumper 2 - 3	Connects A
J3	Install to use RSET, CH1	Open	
J4	In to disable OV channel 1	Open	
J6	In to OR STAT lines	Open	
J8	5 V or PS1 to gate of PS1 pulse	Jumper 2 - 3	Connects PS1
J13	5 V to V_{DD} , CH1	Open	
J14	A or C to V_{DD} , CH2	Jumper 2 - 3	Connects A
J15	Install to use RSET, CH2	Open	
J16	Connects the load to CH2 C or FET	Jumper 2 - 3	Connects C
J17	In to disable OV Channel 2	Open	

3.6 Power Supply Connection

Connect the power supplies and load to the TPS2410 test card as shown in [Table 3](#). Loading less than 30 A is safe for IRI3713S. The load can be a test load or the actual system load.

Table 3. Power Supply Connection

Connection	Supply	Terminal
PS1	+V	PS1, J12
PS1	PS1, J312	IN1, J5
PS1	GND	PS1GND, J10
PS2	+V	PS2, J18
PS2	GND	PS2GND, J19
5 V	5 V	J20-2
5GND	GND	J20-1
Load +	Load, +V	J7
Load –	GND	J11

3.7 OV and UV Setup

Set the OV and UV pots for each input voltage selected and re-adjust these pots when the input voltage range is changed.

For this example, PS1 and PS2 are 12 V \pm 20 %. Set PS1 to the under-voltage set point, 9.6 V, and adjust R13 until TP7 measures 0.6 V, reference [Table 4](#). Set PS1 to the over-voltage set point, 14.4 V, and adjust R12 until TP10 measures 0.6 V.

Complete this procedure for channel 2. Set the power supply voltages, PS1 and PS2, to the typical input, 12 V.

Table 4. UV and OV Setup

Supply Setting	Potentiometer	Test Point
PS1-UV	R13	TP7
PS1-OV	R12	TP10
PS2-UV	R32	TP24
PS2-OV	R31	TP26

3.8 Test Points

[Table 5](#) lists some common test points for observation. There are more test points shown on the schematic.

Table 5. Common Test Points

Function	TP Channel 1	TP Channel 2
A	TP2	TP18
C	TP9	–
GATE	TP11	TP22
OV INPUT	TP10	TP26
UV INPUT	TP7	TP24
FAULT	TP8	TP25
PG	TP4	TP20

3.9 RSET

RSET is used in TPS2411 to program the MOSFET turn off point. The RSET calculation from the data sheet is:

$$R_{\text{SET}} = \left(\frac{-500}{V_{\text{OFF}} - 0.003} \right) \quad (1)$$

Calculate the RSET resistor. For the PS1 channel, remove jumper J3 and connect an ohm-meter from J3-2 to GND. Adjust pot R8 for the calculated resistance value. Install the jumper J3-1, 2. Repeat for the PS2 channel RSET Pot R26 and jumper J15. The component reference designators for each channel is summarized in [Table 6](#).

Table 6. RESET Resistor Setting

RSET Pot	Jumper	Measure
R8	J3	J3-2
R26	J15	J15-2

3.10 Test Methods

The EVM has a few operating modes to view the system response. The user can make modifications to the EVM to test in other ways.

3.11 Adjust Input Power Supplies

Vary the input voltages to observe system behavior. Jumpers can be set as in [Table 2](#). Turn the power supplies to the application typical volts; for this paper, we will use 12 V. The load is shared between the supplies. Both gates will be on and the power supply current meters show output. Decrease one supply voltage slightly and note the gate on that channel pass FET turn off and the other channel FET gate increases to keep the FET on to supply the load. Observe the FET gates with a scope. With a voltmeter, verify V_{DS} for the on channel to be tens of millivolts.

3.12 Glitch Maker

Remove the jumper from J5 to J12 and connect the power supply to J12. This reduces the bulk capacitance at the PCB power supply input. Set power supplies up for equal or slight differential voltage so that the PS1 supply is contributing to the load. Press momentary switch S1, labeled PULSE. The switch closure places a 1- Ω load across the input power supply for 100 μs . Observe the effect of an input power supply glitch. Scope on the MOSFET gates, load voltage, TPS2410 fault output, STAT, PG.

3.13 Load Change

A dynamic change to the load can be made by switching additional load on or off with an external switch. Some power load test equipment can be used to short or dynamically change the load.

4 Scope Traces




Figure 3.




Figure 5.




Figure 4.




Figure 6.

PS2 On - PSI Turned On From Standby




Figure 7.

PSI Turned On From Standby




Figure 8.

5 Schematics







Figure 9.

Notes:
1 DNP in the component value indicates that the part is not installed on the circuit board.

145554

* DO NOT POPULATE
 These are shadow devices to allow testing with different footprint parts. The DPAK devices are over-layed on the topside D2PAK devices. The SOB devices are located on the backside.



Notes:
 1 DNP in the component value indicates that the part is not installed on the circuit board.

Figure 11.

6 List of Materials

Table 7. HPA204E1 List of Materials⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

COUNT	RefDes	Description	Size	Part Number
2	C1, C18	Capacitor, ceramic, 25 V, 0.01 μ F, X7R, 20%	0603	STD
1	C13	Capacitor, ceramic, 16 V, 0.1 μ F, X5R, 20%	0603	STD
0	C14	Capacitor, ceramic, 25 V, X5R, 10%	0603	Do Not Populate (DNP)
1	C17	Capacitor, ceramic, 25 V, 1 μ F, X5R, 20%	0805	ECJ2FB1E105M
2	C2, C19	Capacitor, ceramic, 50 V, 2200 pF, X7R, 10%	0603	STD
0	C3, C4, C21, C22	Capacitor, ceramic, 25 V, 1 nF_DNP, X7R, 10%	0603	STD
2	C5, C20	Capacitor, ceramic, 25 V, 100 μ F, 100 pF, X7R, 10%	0603	STD
7	C6, C9–C11, C16, C23, C26	Capacitor, OSCON, SM, 100 μ F, 20 V, 20%	G-Case	20SVP100M
7	C7, C8, C12, C15, C24, C25, C27	Capacitor, ceramic, 25 V, 22 μ F, X5R, 20%	1210	ECJ4YB1E226M100M
6	D1–D3, D6–D8	Diode, LED, green	0.114 \times 0.049 inch	LN1371G
4	D4, D5, D9, D10	Diode, zener, 4.3 V, 350 mW	SOT-23	BZX84C4V3T
0	E1–E6	Pad, TH, DNP	0.038 inch	
8	J1, J3, J4, J6, J9, J13, J15, J17	Header, 2 pin, 100-mil spacing, (36-pin strip)	0.100 inch \times 2	PTC36SAAN
4	J2, J8, J14, J16	Header, 3 pin, 100-mil spacing, (36-pin strip)	0.100 inch \times 3	PTC36SAANI
1	J20	Terminal block, 2 pin, 6 A, 3 mm to 5 mm	0.27 \times 0.25 inch	ED1514
7	J5, J7, J10–J12, J18, J19	Screw terminal, 30 A	0.470 \times 0.470 inch	8196-x
2	Q1, Q8	MOSFET, P-channel, 60 V, 90 mA, 14 Ω	SOT23	ZVP3306F0
1	Q14	Trans, P-channel, JFET, -30 V	SOT-23	SST270
0	Q15–Q17, Q21–Q23	MOSFET, N-channel, pacheolde	SO8	DNP
0	Q18–Q20, Q24–Q26	MOSFET, N-channel, placeholder	DPAK	DNP
4	Q2, Q3, Q9, Q10	MOSFET, N-channel, 100 V, 0.17 A, 6 Ω	SOT23	BSS123c
0	Q4, Q5, Q11, Q12	MOSFET, N-channel, 30 V, 260 A, 3 m Ω	SMD-220	IRL3713SPBF
3	Q6, Q7, Q13	MOSFET, N-channel, 30 V, 260 A, 3 m Ω	SMD-220	IRL3713SPBFV
2	R1, R19	Resistor, chip, 10 Ω , 1/10 W, 5%	0805	STD
4	R12, R13, R31, R32	Potentiometer, 3/8 cermet, singleturn, flat, 50 k Ω	0.375 sq inch	3386P-50K
1	R15	Resistor, Power Metal Strip, 1 Ω , 5 W, 1%	4527	WSR5 1R0 1% R86
1	R16	Resistor, chip, 10 Ω , 1/16 W, 1%	0603	STD
2	R17, R30	Resistor, chip, 1 k Ω , 1/16 W, 1%	0603	STD
1	R18	Resistor, chip, 2 k Ω , 1/10 W, 5%	0603	STD
4	R2, R3, R20, R21	Resistor, chip, 270 Ω , 1/16 W, 1%	0603	STD
0	R4, R22	Resistor, chip, 10 k Ω _DNP, 1/16 W, 1%	0603	STD
8	R5, R6, R10, R11, R23, R24, R28, R29	Resistor, chip, 10 k Ω , 1/16 W, 1%	0603	STD

(1) These assemblies are ESD sensitive, ESD precautions shall be observed.

(2) These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

(3) These assemblies must comply with workmanship standards IPC-A-610 Class 2.

(4) Ref designators marked with an asterisk (***) cannot be substituted. All other components can be substituted with equivalent MFG's components.

Table 7. HPA204E1 List of Materials (continued)

COUNT	RefDes	Description	Size	Part Number
2	R7, R25	Resistor, chip, 10 Ω , 1/16 W, 1%	0603	STD
2	R8, R26	Potentiometer, 100 k Ω , 3/8 cermet, singleturn, flat	0.375 sq inch	3386P-50K
0	R9, R27	Resistor, chip, 40.2 k Ω _DNP, 1/16 W, 1%	0603	STD
1	S1	Switch, 1P1T, 20 mA, 15 V	0.240 \times 0.256	EVQPAD04M
2	SH1, SH2	Short jumper		
25	TP1–TP12, TP16–TP27, TP41	Test point, white, thru hole	0.125 \times 0.125 inch	5012
10	TP13–TP15, TP28–TP32, TP35, TP36	Test point, SM, 0.150 \times 0.090	0.185 \times 0.135 inch	5016
0	TP33, TP34, TP37–TP40	Test point, SM, 0.150 \times 0.090	0.185 \times 0.135 inch	5016_DNP
2	U1, U2	IC, N+1 Supply and Voltage OR Controller	PW14	TPS241xPW
0	U3, U4		PW8	DNP
1	—	PCB, 7 ln \times 4.25 ln \times 0.3 ln		HPA204

7 Layers




Figure 12. Top




Figure 13. Internal 1




Figure 14. Internal 2




Figure 15. Bottom

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265